Cadence, Samsung Foundry Collaborate to Certify RFIC Design Reference Flow on 8nm Process Technology
October 4, 2022 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Samsung Foundry has certified an 8nm RFIC design reference flow to develop 5G RFICs for use with sub-6GHz to millimeter wave (mmWave) applications. The flow’s advanced design methodology and unique features deliver added productivity, comprehensive electrical analysis and faster design closure to help customers implement high-quality RFIC designs with the first pass. The new flow helps joint Cadence and Samsung Foundry customers meet the growing global demand for 5G client devices, including smartphones and communications infrastructure equipment such as cellular base stations.
The design flow allows customers to quickly and easily compare circuit simulation results with pre-layout schematics, identify in-design electromagnetic effects and complete post-layout extraction for ICs designed using Samsung’s 8nm RF process technology. The 8nm RFIC process is Samsung’s latest addition to an already broad portfolio of RF-related solutions.
Cadence is an industry-recognized leader in advanced-node RFIC design, layout, and verification. The Cadence® Virtuoso® RF Solution offers RF analyses built on silicon-proven simulation engines in both the time and frequency domains. Cadence products supported in the 8nm RF IC design reference flow include:
- Virtuoso ADE Product Suite
- Spectre® RF Simulator
- Quantus™ Extraction Solution
- Pegasus™ Physical Verification System
- EMX® Planar 3D solver
“At Samsung Foundry, we have worked hard to supply our customers with feature-rich, high-performance technology and design flows that are highly efficient,” said Sang-Yoon Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “The combination of our technology with the Cadence RFIC tool flow sets a new standard in low-power, high-performance RFIC design and can enable the delivery of high-quality RFICs to our many mutual customers.”
“Cadence is a longstanding innovator in advanced-node IC design and has been a key enabler of every evolution in process technology over the last decade,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “This record of technology innovation and leadership continues in RFIC, where Cadence and Samsung have mutual customers looking for innovative IC design solutions that will help them design and deliver the next-generation of RFICs for 5G applications.”
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.