Samsung Foundry Certifies Cadence Voltus-XFi Custom Power Integrity Solution for 5LPE Process Technology
October 10, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that the Cadence Voltus-XFi Custom Power Integrity solution is now optimized and certified for use with Samsung Foundry’s advanced 5LPE process technology. Joint customers can confidently integrate the Cadence Voltus-XFi solution with Samsung Foundry’s PDKs to create ICs for next-generation hyperscale computing, mobile, automotive, and AI applications.
This latest certification is an ongoing collaboration between Cadence and Samsung Foundry to ensure customers have access to the advanced design software they need to create new ICs using the latest advances in semiconductor foundry technology. The Voltus-XFi solution supports the Cadence Intelligent System Design™ strategy for enabling design excellence.
Cadence created the Voltus-XFi solution to help customers efficiently extract, simulate, analyze, and debug IC designs. Utilizing Samsung Foundry-recommended settings, the consolidated EM-IR cockpit offers customers a comprehensive workflow—from Cadence’s Quantus™ Extraction Solution, Spectre® X Simulator and Virtuoso® ADE Product Suite to Virtuoso Layout Suite. The Voltus-XFi solution’s intuitive EM-IR results browser summarizes the EM-IR information and highlights violations, along with details on resistance value, metal layer, width, and length information. The EM-IR results are then directly annotated in Virtuoso Layout and make it easy for engineers to identify and fix the problem area.
“Through our longstanding collaboration with Cadence, we’ve provided our customers with the powerful, leading-edge IC design tools they need to quickly and efficiently develop chips on our most advanced foundry processes,” said Sang-Yun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “This collaboration between Cadence and Samsung ensures customers can leverage the Voltus-XFi solution to accelerate design closure with our latest 5LPE technology.”
“We continue to work closely with Samsung Foundry to provide customers with advanced semiconductor design, verification, and manufacturing technologies so they can create ICs that meet the demands of emerging applications,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “With Samsung’s certification of the Voltus-XFi solution, customers can design innovative new ICs that leverage the high-performance and lower power consumption of Samsung’s advanced 5LPE foundry technology.”
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.