-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
iNEMI Packaging Tech Topic Series Webinar: LSI/PKG/PCB Co-Design
November 21, 2023 | iNEMIEstimated reading time: 1 minute
iNEMI Packaging Tech Topic Series Webinar, LSI/PKG/PCB Co-Design to Support 3D-IC/Chiplet Design will be held on November 28, 2023, by guest speaker Kazunari Koga, Zuken Inc.
Chips and packages have different manufacturing methods and data sizes, so the design tools are also different. This webinar will introduce new software technology that can handle — in one tool —two types of design data. This technology connects design data for different technologies in a hierarchical structure and allows all data to be edited simultaneously. It also addresses the issues of designing a package that implements chiplets. This includes the challenges of large-scale design data (due to increasing nets between chips), device implementation of heterogeneous technologies with a mixture of substrate and silicon, and I/O design complexity.
About the Speaker
Kazunari Koga
Zuken Inc.
Mr. Koga has been working with development of an LSI/package/board (LPB) co-design environment since 2007. He joined the JEITA LPB working group in 2010, and participated in the development of LPB formats, which became an IEEE standard in 2015. He was also involved in the Semiconductor Technology Academic Research Center’s (STARC’s) development of a design methodology for 3D ICs, and the New Energy and Industrial Technology Development Organization’s (NEDO’s) development project for a 3D integrated design and verification platform.
Registration
This event is open to industry; advance registration is required. If you have any questions or need additional information, please visit iNEMI’s website.
November 28, 2023
8:00-9:00 a.m. EST (US)
2:00-3:00 p.m. CET (Europe)
10:00-11:00 p.m. JST (Japan)
Suggested Items
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.
Siemens Delivers New Solido IP Validation Suite
05/07/2024 | SiemensSiemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/07/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Happy’s Tech Talk #28: The Power Mesh Architecture for PCBs
05/07/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12 (and more), down to four. Besides reducing direct processing steps, yield will increase as defect producing operations are eliminated.
Hirose Launches Solution Partner Network to Address Changing Design Challenges
05/06/2024 | HiroseHirose, a leader in the design and manufacturing of innovative connector solutions, has established a Solution Partner Network that enables OEMs to quickly explore product design, specialty IP, and component fulfillment options that best suit their needs.