SEMI ESD Alliance 2023 CEO Outlook to Discuss Future of Chip Design, Semiconductor Industries
April 3, 2023 | SEMIEstimated reading time: Less than a minute
Semiconductor industry executives will gather May 18, 2023, in Santa Clara, California for CEO Outlook, an annual panel discussion about the current state and future of the chip design and semiconductor industries, the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, announced. The event is open to ESD Alliance and SEMI members at no cost. Registration is open.
The in-person event, co-sponsored by ESD Alliance member Keysight Technologies, will be held in building 5 at Agilent Technologies, 5301 Stevens Creek Blvd. in Santa Clara. The event begins at 5:30 p.m. with networking, food and beverages, followed by the hour-long panel at 6:30 p.m. and concluding with an audience Q&A session.
The ESD Alliance Annual Membership meeting begins at 5 p.m. Non-members registered for CEO Outlook are welcome to attend.
Semiconductor Engineering Editor-in-Chief Ed Sperling will moderate the panel discussion.
Suggested Items
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.