EIPC Now Accepting Orders for T-50 Revision M Report


Reading time ( words)

Each year, a new slew of terms and definitions become commonplace in the manufacturing process. IPC's report T-50 Revision M, Terms and Definitions for Interconnecting and Packaging Electronic Circuits, delivers users the most up-to-date descriptions and illustrations of electronic interconnect industry terminology. It is a dynamic standard that adapts to the industry to provide the most thorough dictionary in the industry.

This essential industry standard provides descriptions and illustrations of electronic interconnect industry terminology to help users and their customers break down language barriers. Revision M contains over 220 new or revised terms, including new terminology for conformal coatings, potting and encapsulation processes, stencil design, statistical process control, and flexible printed board technology.

EIPC is now accepting orders for the hard copy of the report. For more information, email eipc@eipc.org.

Share




Suggested Items

NIST Resources for CHIPS Act Participants

01/27/2023 | Nolan Johnson, I-Connect007
At the recent IPC Advanced Packaging Symposium, Dr. Frank W. Gayle, deputy director of the Advanced Manufacturing National Program Office, an interagency team with core staff hosted at the U.S. National Institute of Standards and Technology (NIST), gave a presentation on the work NIST has recently undertaken in support of both the semiconductor and R&D sectors, and the CHIPS and Science Act.

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

01/27/2023 | Nolan Johnson, I-Connect007
This week, the IPC APEX EXPO event has cast a long shadow across the news feeds. No, that’s not the right metaphor. No, not a shadow; shadows are dark. It would be more accurate to say IPC APEX EXPO cast a beam of illumination upon the news feeds for the electronics manufacturing industry. To that end, the APEX EXPO news makes a prominent appearance in this week’s editor’s picks.

Integra: Redefining Die Prep in the U.S.

01/25/2023 | Matt Bergeron, Integra
Integra is one of the largest and most experienced semiconductor die prep, assembly, test, and qualification facilities in the United States, with locations in both Wichita, Kansas, and Silicon Valley. At the recent IPC Advanced Packaging Symposium, Integra was invited to present information about how we meet our customers’ specific needs.



Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.