Using Data Bus Inversion to Mitigate Simultaneously Switching Noise


Reading time ( words)

This is the third post in a three part series that examines the problem of SSN and explores methods of reducing SSN in your designs.

DBI is an optional feature in DDR4.  If DBI is enabled, then when the driver (controller during a write or DRAM during a read) is sending out data on a lane, it counts the number of “0” (logic low) bits.  If the number of bits driving “0” in the lane is five or more, then the entire byte is inverted, and a ninth bit indicating DBI is asserted low.  This ensures that out of the 8 DQ bits and the 9th DBI bit, at least five bits are “1” during any given transaction.  This also ensures that out of the entire data lane, the maximum total number of signals transitioning is either five 1’s to 9 1’s or vice-versa.  There can never be a situation where all bits go from 0 to 1 or from 1 to 0.

So, if we run the same data bus with data patterns which would be the output of the DBI logic, we get the waveform for DQ0 in Figure 1.

Figure-1_DBI-processed-bit-patterns-with-improved-PDN-520x288.png

Figure 1: DBI processed bit patterns with improved PDN

The eye-height for DQ0 in this case is over 315mV, which surpasses all the other conditions.  Now, since DBI is data dependent, the benefits of DBI may vary and need to be analyzed before implementation.

Thank you for following our blog series on SSN—we hope you find this information valuable and share your thoughts in the comments. With a good design of the PDN, and possibly selecting the DBI feature in DDR4, SSN shouldn’t be a bother in your design. If you’d like to learn more about SSN and similar challenges, check out our white paper “DDR4 Board Design and Signal Integrity Challenges,” which was recently nominated for the DesignCon Best Paper Award.

Share




Suggested Items

DownStream Flexes in Rigid-Flex

11/14/2022 | Andy Shaughnessy, Design007 Magazine
During PCB West, I caught up with DownStream Technologies co-founder Joe Clark and Senior Product Marketing Manager Mark Gallant. We discussed some of their latest tool updates, including a greater focus on bringing post-processing functionality, such as inter-layer analysis capability, to rigid-flex circuits. Joe also offered a look at global design trends going into 2023, as more engineers take on PCB designer roles while senior designers are retiring.

Sunstone’s Matt Stevenson Shares Insights From New PCB Design Book

10/27/2022 | Nolan Johnson, I-Connect007
There’s designing the “perfect” circuit board and then there’s designing a board that is “perfect for manufacturing.” While seasoned designers and design engineers understand many of the nuances, PCB fabricator Sunstone Circuits has just published a new book specifically for new designers who have the knowledge of design but are still learning what it means to get the board manufactured. Sunstone’s Matt Stevenson takes the reader through a series of situations that should help clarify what’s happening in the fabrication process and how to adjust a board design to be better suited for manufacturing.

Forming Standards for Ultra HDI

10/25/2022 | Andy Shaughnessy, Design007 Magazine
To get the latest news about ultra high-density interconnections (UHDI), we checked in with Jan Pedersen, NCAB Group’s director of technology. Jan is co-chair of IPC D-33AP, and a great source of overall DFM expertise as well. We asked him to give us a snapshot of UHDI in the industry, where we’re headed, and what this means to PCB designers.



Copyright © 2022 I-Connect007 | IPC Publishing Group Inc. All rights reserved.